{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:02:58Z","timestamp":1725451378149},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405866","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"869-872","source":"Crossref","is-referenced-by-count":5,"title":["Analytical Eye-diagram Model for On-chip Distortionless Transmission Lines and Its Application to Design Space Exploration"],"prefix":"10.1109","author":[{"given":"Masanori","family":"Hashimoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jangsombatsiri","family":"Siriporn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Tsuchiya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560205"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419258"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568742"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2004.1407619"},{"key":"7","first-page":"617","article-title":"a novel global interconnect method using nonlinear transmission lines","author":"kim","year":"2005","journal-title":"Proc CICC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843639"},{"journal-title":"High-Speed Circuit Board Signal Integrity","year":"2004","author":"thierauf","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2005.1563706"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358066"},{"key":"8","first-page":"497","article-title":"surfliner: a distortionless electrical signaling scheme for speed of light on-chip communications","author":"chen","year":"2005","journal-title":"Proc ICCD"},{"article-title":"a study on modeling and design methodology for high-performance on-chip interconnection","year":"2005","author":"tsuchiya","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.6.1267"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405866.pdf?arnumber=4405866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:20:48Z","timestamp":1489684848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405866","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}