{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T16:44:34Z","timestamp":1746377074527},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/cicc.2008.4672130","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T10:46:18Z","timestamp":1227609978000},"page":"495-498","source":"Crossref","is-referenced-by-count":3,"title":["A dynamic offset control technique for comparator design in scaled CMOS technology"],"prefix":"10.1109","author":[{"family":"Xiaolei Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yanfei Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Masaya Kibune","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yasumoto Tomita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Takayuki Hamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hirotaka Tamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sanroku Tsukamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tadahiro Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839735"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.148325"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"6","first-page":"568","article-title":"a 90nm cmos 1.2v 6b 1gs\/s two-step subranging adc","author":"figueiredo","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"2308","article-title":"a 0.16 pj\/conversion-step 2.5 mw 1.25 gs\/s 4b adc in a 90 nm digital cmos process","author":"der plas","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826317"},{"journal-title":"Data Converters","year":"2007","author":"maloberti","key":"8"}],"event":{"name":"2008 IEEE Custom Integrated Circuits Conference - CICC 2008","start":{"date-parts":[[2008,9,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,9,24]]}},"container-title":["2008 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4665385\/4671999\/04672130.pdf?arnumber=4672130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:22:22Z","timestamp":1489756942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4672130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2008.4672130","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}