{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:54:57Z","timestamp":1730206497240,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/cicc.2008.4672169","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:46:18Z","timestamp":1227627978000},"page":"647-650","source":"Crossref","is-referenced-by-count":2,"title":["Stacking technology based on 8-inch wafers using direct connection between TSV and micro-bump"],"prefix":"10.1109","author":[{"given":"Nobuaki","family":"Miyakawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiri","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takanori","family":"Maebashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natsuo","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutaka","family":"Sacho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeto","family":"Nakayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinjiro","family":"Toyoda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.37.1217"},{"key":"1","first-page":"1073","article-title":"three dimensional integration technology based on wafer bonding technique using micro-bumps","author":"matsumoto","year":"1995","journal-title":"Proc Int Conf Solid State Devices and Mater"},{"key":"7","article-title":"new multi-layer stacking technology and trial manufacture","volume":"3 d","author":"miyakawa","year":"2007","journal-title":"Architectures for Semiconductor Integration and Packaging"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430925"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609347"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493969"},{"key":"8","article-title":"3d stacking device technology using wafer-to-wafer stacked method","author":"miyakawa","year":"2008","journal-title":"IMAPS Device Packaging"}],"event":{"name":"2008 IEEE Custom Integrated Circuits Conference - CICC 2008","start":{"date-parts":[[2008,9,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,9,24]]}},"container-title":["2008 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4665385\/4671999\/04672169.pdf?arnumber=4672169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T14:26:12Z","timestamp":1489674372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4672169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2008.4672169","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}