{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:34:14Z","timestamp":1743078854570,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/cicc.2008.4672195","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T10:46:18Z","timestamp":1227609978000},"page":"749-752","source":"Crossref","is-referenced-by-count":4,"title":["An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability"],"prefix":"10.1109","author":[{"family":"Ping-Ying Wang","sequence":"first","affiliation":[]},{"family":"Jing-Hong Conan Zhan","sequence":"additional","affiliation":[]},{"family":"Hsiang-Hui Chang","sequence":"additional","affiliation":[]},{"family":"Bing-Yu Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523198"},{"key":"2","first-page":"340","article-title":"a low-noise wide-bw 3.6ghz digital sigma-delta fraetional-n frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","author":"chun-ming hsu","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"10","first-page":"328","article-title":"a 2.5gb\/s mulit-rate 0.25um cmos cdr utilizing a hybrid analog\/digital loop filter","author":"perrott","year":"2006","journal-title":"ISSCC Digest of Technical Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405790"},{"key":"7","first-page":"425","article-title":"gsm 900\/dcs 1800 fractional-n modulator with two-point-modulation","volume":"1","author":"vuketich","year":"2002","journal-title":"IEEE MTT-S International Microwave Symposium Digest"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"year":"0","key":"8"},{"key":"11","first-page":"83","author":"encinas","year":"0","journal-title":"Phase Locked Loops"}],"event":{"name":"2008 IEEE Custom Integrated Circuits Conference - CICC 2008","start":{"date-parts":[[2008,9,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,9,24]]}},"container-title":["2008 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4665385\/4671999\/04672195.pdf?arnumber=4672195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:38:34Z","timestamp":1489765114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4672195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2008.4672195","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}