{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T23:49:30Z","timestamp":1783554570298,"version":"3.55.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280731","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T15:41:30Z","timestamp":1255362090000},"page":"701-704","source":"Crossref","is-referenced-by-count":18,"title":["A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation"],"prefix":"10.1109","author":[{"given":"Shigenobu","family":"Komatsu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masanao","family":"Yamaoka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masao","family":"Morimoto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Noriaki","family":"Maeda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhisa","family":"Shimazaki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kenichi","family":"Osada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511097"},{"key":"2","first-page":"384","article-title":"65nm Low-Power High-Density SRAM Operable at 1.0V under 3?Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS","author":"yamaoka","year":"2008","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672108"},{"key":"4","first-page":"1738","article-title":"Universal-Vdd 0.65-2.0-V 32-kB Cache Using a Voltage-Adapted Timing-Generation Scheme and a Lithographically Symmetrical Cell","volume":"36","author":"osada","year":"2001","journal-title":"IEEE JSSC"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","location":"San Jose, CA, USA","start":{"date-parts":[[2009,9,13]]},"end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280731.pdf?arnumber=5280731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:06:40Z","timestamp":1489878400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280731","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}