{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:35:27Z","timestamp":1755693327645},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280742","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T15:41:30Z","timestamp":1255362090000},"page":"621-628","source":"Crossref","is-referenced-by-count":27,"title":["System power distribution network theory and performance with various noise current stimuli including impacts on chip level timing"],"prefix":"10.1109","author":[{"given":"Larry","family":"Smith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shishuang","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Boyle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bozidar","family":"Krsnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/6040.938296"},{"key":"2","article-title":"Chip-Package Resonance in Core Power Supply Structures for a High Power Microprocessor","author":"smith","year":"2001","journal-title":"Proc Interpack 01 Conf"},{"journal-title":"Power Distribution Design Methodologies","year":"2008","author":"nova?k","key":"1"},{"key":"7","article-title":"Measuring Milliohms and PicoHenrys in Power Distribution Networks","author":"novak","year":"2000","journal-title":"Design Con"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784476"},{"key":"5","article-title":"Worst Case Switching Pattern for Core Noise Analysis","author":"cheng","year":"2009","journal-title":"DesignCon"},{"key":"4","article-title":"Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design","author":"hsu","year":"2009","journal-title":"DesignCon"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280742.pdf?arnumber=5280742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:55:49Z","timestamp":1489877749000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280742","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}