{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T09:14:28Z","timestamp":1725786868062},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280818","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T15:41:30Z","timestamp":1255362090000},"page":"445-448","source":"Crossref","is-referenced-by-count":15,"title":["The prospect of 3D-IC"],"prefix":"10.1109","author":[{"given":"S. Simon","family":"Wong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abbas El","family":"Gamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818147"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494016"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824289"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"crossref","first-page":"816","DOI":"10.1109\/IEDM.1984.190852","article-title":"promissing new fabrication process developed for stacked lsi's","author":"yasumoto","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"10","first-page":"228","article-title":"The revolutionary and truly 3-dimensional 25F2 SRAM technology with the smallest S3 cell, 0.16um2, and SSTFT for ultra high density SRAM","author":"jung","year":"2004","journal-title":"IEEE Symp VLSI Tech"},{"key":"7","article-title":"A low-power field-programmable gate array routing fabric","author":"lin","year":"2009","journal-title":"IEEE Trans VLSI Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"8","first-page":"402","article-title":"A 2ns access, 285 MHz, two-port cache macro using double global bit-line pairs","author":"osada","year":"1997","journal-title":"IEEE Int Solid-State Circuits Conf"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280818.pdf?arnumber=5280818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:35:23Z","timestamp":1497818123000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280818","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}