{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:33:43Z","timestamp":1725388423811},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280831","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T19:41:30Z","timestamp":1255376490000},"page":"323-330","source":"Crossref","is-referenced-by-count":8,"title":["ADC-based serial I\/O receivers"],"prefix":"10.1109","author":[{"given":"Chih-Kong Ken","family":"Yang","sequence":"first","affiliation":[]},{"given":"E-Hung","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"935","article-title":"A 4-bit 6-GSa\/s Time-Interleaved Pipelined A\/D Converter with Embedded DFE for Serial-Link Receivers","author":"varzaghani","year":"2006","journal-title":"JSSC"},{"key":"17","first-page":"1684","article-title":"A serial-link transceiver based on 8-GSamples\/s A\/D and D\/A converters in 0.25-?m CMOS","author":"yang","year":"2001","journal-title":"JSSC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320890"},{"key":"16","first-page":"2389","article-title":"40-Gb\/s amplifier and ESD protection circuit in 0.18-?m CMOS technology","author":"galal","year":"2004","journal-title":"JSSC"},{"key":"13","article-title":"Adaptation of CDR and Full Scale Range of ADC-Based SerDes Receiver, 2009","author":"chen","year":"0","journal-title":"VLSI Symp"},{"key":"14","first-page":"711","article-title":"Techniques for High-Speed Implementation of Non-Linear Cancellation","author":"kasturia","year":"1991","journal-title":"IEEE JSAC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523298"},{"key":"21","first-page":"542","article-title":"A 32mW 1.25GS\/s 6b 2b\/step SAR ADC in 0.13?m CMOS","author":"cao","year":"2008","journal-title":"ISSCC"},{"key":"20","first-page":"76","article-title":"A 1.1V 50mW 2.5GS\/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP Digital CMOS","author":"alpman","year":"2009","journal-title":"ISSCC"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001871"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857372"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346633"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905536"},{"year":"0","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883317"},{"key":"3","article-title":"A 2.2Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation","author":"sahn","year":"2003","journal-title":"CICC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3885-2_13"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"year":"0","key":"6"},{"key":"5","first-page":"436","article-title":"A 12.5Gb\/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery","author":"harwood","year":"2007","journal-title":"ISSCC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"9","first-page":"318","article-title":"A 20 GS\/s 8 b ADC with a 1 MB memory in 0.18 ?m CMOS","author":"poulton","year":"2003","journal-title":"ISSCC"},{"year":"0","key":"8"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280831.pdf?arnumber=5280831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:19:21Z","timestamp":1489893561000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280831","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}