{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:38:14Z","timestamp":1725514694173},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280834","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T19:41:30Z","timestamp":1255376490000},"page":"339-342","source":"Crossref","is-referenced-by-count":2,"title":["Nonlinear behavior study in digital bang-bang PLL"],"prefix":"10.1109","author":[{"given":"A.","family":"Vareljian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Moussavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Bereza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Fergusson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Berndt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. H.","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"543","article-title":"A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS","author":"zhuang","year":"2007","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373349"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"4","article-title":"Designing bang-bang PLL's for clock and data recovery in serial data transmission systems","author":"walker","year":"0","journal-title":"Phase-Locking in High-Performance Systems Piscataway NJ IEEE Press 2003"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280834.pdf?arnumber=5280834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:30:37Z","timestamp":1489894237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280834","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}