{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:18:04Z","timestamp":1725502684791},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280849","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T19:41:30Z","timestamp":1255376490000},"page":"243-246","source":"Crossref","is-referenced-by-count":2,"title":["A 10MHz to 315MHz cascaded hybrid PLL with piecewise linear calibrated TDC"],"prefix":"10.1109","author":[{"given":"Minyoung","family":"Song","sequence":"first","affiliation":[]},{"given":"Young-Ho","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Sunghoon","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Wooseok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"ByeongHa","family":"Park","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"2402","article-title":"A PVT-Tolerant Low-1\/f Noise Dual-Loop Hybrid PLL in 0.18?m","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"488","article-title":"A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process","author":"lin","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523126"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.846307"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523198"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280849.pdf?arnumber=5280849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:02:41Z","timestamp":1489892561000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280849","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}