{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T05:44:00Z","timestamp":1748583840381,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280916","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T19:41:30Z","timestamp":1255376490000},"page":"21-24","source":"Crossref","is-referenced-by-count":6,"title":["A minimum decap allocation technique based on simultaneous switching for nanoscale SoC"],"prefix":"10.1109","author":[{"given":"K.","family":"Shimazaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Okumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Redhawk Users' Manual","year":"2008","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681609"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870862"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923636"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146967"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692629"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118361"},{"key":"2","first-page":"1","article-title":"Predictive Technology Modeling for 32nm Low Power Design","author":"zhao","year":"2007","journal-title":"Proc of ISDRS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.118"},{"key":"10","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/TCAD.2003.809658","article-title":"Optimal decoupling capacitor sizing and placement for standard-cell layout designs","volume":"22","author":"su","year":"2003","journal-title":"IEEE Trans on CAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195053"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358086"},{"key":"5","first-page":"627","article-title":"Timing-aware power noise reduction in layout","author":"yeh","year":"2005","journal-title":"Proc of ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1063\/1.371590"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043335"},{"key":"8","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/43.974140","article-title":"Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning","volume":"21","author":"zhao","year":"2002","journal-title":"IEEE Trans on CAD"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2009,9,13]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280916.pdf?arnumber=5280916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:35:22Z","timestamp":1497832522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280916","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}