{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:12:44Z","timestamp":1742379164330,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617392","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T15:53:49Z","timestamp":1289404429000},"page":"1-4","source":"Crossref","is-referenced-by-count":16,"title":["A dynamic timing control technique utilizing time borrowing and clock stretching"],"prefix":"10.1109","author":[{"given":"Kwanyeob","family":"Chae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chang-Ho Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joy","family":"Laskar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/JSSC.2008.2007148","article-title":"Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance","volume":"44","author":"keith","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref10","first-page":"292","article-title":"Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging","author":"tschanz","year":"2007","journal-title":"IEEE Int Solid-States Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref11","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-States Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"ref2","first-page":"667","article-title":"Soft-edge flip-flops for improved timing yield: design and optimization","author":"joshi","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Computer-Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274004"},{"key":"ref1","first-page":"172","article-title":"Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation","author":"mukhopadhyay","year":"2003","journal-title":"Proc Int Symp Low Power Electronics and Design"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617392.pdf?arnumber=5617392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:00:35Z","timestamp":1497873635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617392","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}