{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:45:00Z","timestamp":1725497100766},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617430","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T15:53:49Z","timestamp":1289404429000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Spurious free time-to-digital conversion in an ADPLL using short dithering sequences"],"prefix":"10.1109","author":[{"given":"Khurram","family":"Waheed","sequence":"first","affiliation":[]},{"given":"Mahbuba","family":"Sheba","sequence":"additional","affiliation":[]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]},{"given":"Fikret","family":"Dulger","sequence":"additional","affiliation":[]},{"given":"Socrates D.","family":"Vamvakos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"150","article-title":"A 2MHz bandwidth low noise RF all digital PLL with 12ps resolution time-to-digital converter","author":"tonietto","year":"2006","journal-title":"Proc of European Solid-State Circuits Conf"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/18.59924"},{"key":"ref6","first-page":"344","article-title":"A 3GHz fractional-N all-digital PLL with precise time-to-digital converter calibration and mismatch correction","author":"wu","year":"2008","journal-title":"Proc of IEEE Solid-State Circuits Conf"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DCAS.2006.321040"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.2008.4523196"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TPEL.2002.807092"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.2009.5117932"},{"key":"ref7","first-page":"112","article-title":"A low-noise wideband digital phase locked loop based on a new time-to-digital converter with sub-picosecond resolution","author":"lee","year":"2008","journal-title":"VLSI Symp on Circuits"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSII.2005.858754"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2005.857417"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DCAS.2009.5505727"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617430.pdf?arnumber=5617430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:57:35Z","timestamp":1489881455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617430","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}