{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:51:27Z","timestamp":1725432687821},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617441","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:53:49Z","timestamp":1289422429000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Opportunities for PMOS read and write ports in low voltage dual-port 8T bit cell arrays"],"prefix":"10.1109","author":[{"given":"B.","family":"Geuskens","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Khellah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Karnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"657","article-title":"A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57 um2 SRAM cell","author":"bai","year":"0","journal-title":"IEDM Tech Digest"},{"key":"ref3","first-page":"61","article-title":"A 90nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnect, low k ILD, an 1um2 SRAM Cell","author":"thompson","year":"0","journal-title":"IEDM Tech Digest"},{"key":"ref6","first-page":"659","article-title":"High Performance 32nm Logic Technology Featuring 2nd Generation High-k + Metal Gate Transistors","author":"packan","year":"0","journal-title":"IEDM Tech Digest"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref2","first-page":"257","article-title":"An Enhanced 130nm Generation Logic Technology Featuring 60nm Transistors Optimized for High Performance and Low Power at 0.7–1.4V","author":"thompson","year":"0","journal-title":"IEDM Tech Digest"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref1","first-page":"415","article-title":"100nm Gate Length High Performance\/Low Power CMOS Transistor Structure","author":"ghani","year":"0","journal-title":"IEDM Tech Digest"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617441.pdf?arnumber=5617441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:07:23Z","timestamp":1489896443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617441","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}