{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T19:08:37Z","timestamp":1759777717371,"version":"3.41.2"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617464","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T15:53:49Z","timestamp":1289404429000},"page":"1-4","source":"Crossref","is-referenced-by-count":46,"title":["Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory"],"prefix":"10.1109","author":[{"given":"Michael B.","family":"Healy","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Krit","family":"Athikulwongse","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Rohan","family":"Goel","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Mohammad M.","family":"Hossain","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Young-Joon Lee","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Dean L.","family":"Lewis","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Tzu-Wei Lin","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Chang Liu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Moongon Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Brian","family":"Ouellette","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Mohit","family":"Pathak","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Hemant","family":"Sane","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Guanhao Shen","sequence":"additional","affiliation":[{"name":"College of Computing, Georgia Institute of Technology, USA"}]},{"given":"Dong Hyuk","family":"Woo","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Xin Zhao","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[{"name":"College of Computing, Georgia Institute of Technology, USA"}]},{"given":"Hsien-Hsin S.","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]},{"family":"Sung Kyu Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2008.494","article-title":"Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era","volume":"41","author":"woo","year":"2008","journal-title":"IEEE Computer"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/1629911.1629928","article-title":"design automation for a 3dic fft processor for synthetic aperture radar: a case study","author":"thorolfsson","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","first-page":"480","article-title":"An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617464.pdf?arnumber=5617464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:04Z","timestamp":1753900744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5617464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617464","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}