{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T23:40:48Z","timestamp":1775346048414,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617465","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:53:49Z","timestamp":1289422429000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["A customized design of DRAM controller for on-chip 3D DRAM stacking"],"prefix":"10.1109","author":[{"family":"Tao Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kui Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaodi Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lian Duan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xu Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youn-Long Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034078"},{"key":"ref6","article-title":"AMBA Specification","year":"1999"},{"key":"ref5","article-title":"ATLAS: A. Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers","author":"kim","year":"2010","journal-title":"Proceedings of the International Conference on High Performance Computer Architecture"},{"key":"ref8","article-title":"International Technology Roadmap for Semiconductors","year":"2009"},{"key":"ref7","article-title":"Preliminary Specification for 8-port Memory","author":"tezzaron","year":"2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0784-4","article-title":"Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitecture","author":"xie","year":"2010"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","location":"San Jose, CA, USA","start":{"date-parts":[[2010,9,19]]},"end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617465.pdf?arnumber=5617465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:00:33Z","timestamp":1497888033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617465","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}