{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:55:33Z","timestamp":1730206533532,"version":"3.28.0"},"reference-count":54,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617628","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:53:49Z","timestamp":1289422429000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Technology variability from a design perspective"],"prefix":"10.1109","author":[{"given":"Borivoje","family":"Nikolic","sequence":"first","affiliation":[]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Liang-Teck","family":"Pang","sequence":"additional","affiliation":[]},{"given":"Ji-Hoon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seng Oon","family":"Toh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346883"},{"key":"ref38","first-page":"655","article-title":"Erratic fluctuations of SRAM cache VMIN at the 90nm process technology node","author":"agostinelli","year":"2005","journal-title":"IEEE International Electron Devices Meeting IEDM Tech Dig"},{"journal-title":"Circuits for Measurement of Flip-Flop Performance Variability","year":"2008","author":"duong","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref31","first-page":"133","article-title":"Within-die gate delay variability measurement using re-configurable ring oscillator","author":"das","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conference"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465818"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2027973"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.863244"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.827001"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917502"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705315"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070017"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705316"},{"key":"ref24","article-title":"Ring oscillators for single process-parameter monitoring","author":"wan","year":"2008","journal-title":"IEEE Workshop on Test Structure Design for Variability Characterization"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039270"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280798"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1117\/12.814227"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405675"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488663"},{"key":"ref54","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference ISSCC'2007"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.974757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797274"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369930"},{"key":"ref13","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20nm","author":"tega","year":"2009","journal-title":"2009 Symp on VLSI Tech Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.342"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015789"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.661210"},{"journal-title":"Extraction of Variation Sources Due to Layout Practices","year":"2002","author":"gonzalez-valentin","key":"ref18"},{"journal-title":"A Ring Oscillator Based Variation Test Chip","year":"2002","author":"panganiban","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref6","first-page":"368","article-title":"Delay variability: sources, impacts and trends","author":"nassif","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf Dig of Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref8","first-page":"799","article-title":"Subwavelength lithography and its potential impact on design and EDA","author":"kahng","year":"1999","journal-title":"Proc Design Automation Conference"},{"key":"ref7","first-page":"1g-1","article-title":"A comprehensive model of process variability for statistical timing optimization","volume":"6925","author":"qian","year":"2008","journal-title":"Proceedings of SPIE"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"article-title":"Device and Circuit Techniques for Reducing Variation in Nanoscale SRAM","year":"2008","author":"carlson","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560101"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref47","first-page":"69","article-title":"Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events","author":"kanj","year":"0","journal-title":"Proc Design Automation Conf DAC"},{"article-title":"Pulsed ring oscillator circuit for storage cell read timing evaluation","year":"2008","author":"carpenter","key":"ref42"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560259"},{"key":"ref44","first-page":"768","article-title":"Impact of random telegraph signals on Vmin in 45nm SRAM","author":"toh","year":"2009","journal-title":"IEEE International Electron Devices Meeting IEDM Tech Dig"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433820"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617628.pdf?arnumber=5617628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:30:16Z","timestamp":1489883416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617628","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}