{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:08:30Z","timestamp":1725422910374},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617630","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T15:53:49Z","timestamp":1289404429000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 32nm 0.5V-supply dual-read 6T SRAM"],"prefix":"10.1109","author":[{"given":"J.B.","family":"Kuang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.D.","family":"Schaub","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.H.","family":"Gebara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Wendel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Saroop","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Frohnel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.M.","family":"Durham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Sautter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Lloyd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Robbins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Pille","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.R.","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.J.","family":"Nowka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"352","article-title":"PVT and aging adaptive wordline boosting for 8T SRAM power reduction","author":"raychowdhury","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/VLSIC.2007.4342739"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2007.892153"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.2010.5433817"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISSCC.2009.4977505"},{"key":"ref7","first-page":"140","article-title":"High performance 32nm SOI CMOS with high-k\/metal gate and 0.149mm2 SRAM and ultra low-k back end with eleven levels of copper","author":"greene","year":"2009","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref2","first-page":"344","article-title":"A 32KB 2R\/1W L1 data cache in 45nm SOI technology for the POWER7 processor","author":"pille","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","article-title":"A 5.6GHz 64KB dual-read data cache for the POWER6 processor","author":"davis","year":"2006","journal-title":"ISSCC"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617630.pdf?arnumber=5617630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:30:18Z","timestamp":1489869018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617630","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}