{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:15:32Z","timestamp":1725416132710},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617632","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:53:49Z","timestamp":1289422429000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Technology-circuit co-design of asymmetric SRAM cells for read stability improvement"],"prefix":"10.1109","author":[{"given":"Jae-Joon","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rahul Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keunwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378966"},{"key":"ref3","first-page":"74","article-title":"Independent-Gate Controlled Asymmetrical SRAM Cells in Double-Gate MOSFET Technology for Improved Read Stability","author":"kim","year":"2006","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280733"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1986.26422"},{"journal-title":"Fundamentals of Modern VLSI Devices Cambridge","year":"1998","author":"taur","key":"ref7"},{"key":"ref2","first-page":"478","article-title":"A Read-Static-Noise-Margin-Free SRAM Cell for Low-Vdd and High Speed Applications","author":"takeda","year":"2005","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref9","first-page":"69","article-title":"Mixture Importance Sampling and Its Application to the Analysis of SRAM Designs in the Presence of Rare Failure Events","author":"kanj","year":"2006","journal-title":"Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617632.pdf?arnumber=5617632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:36:47Z","timestamp":1489883807000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617632","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}