{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:55Z","timestamp":1759147495593,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055295","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T11:03:36Z","timestamp":1319195016000},"page":"1-8","source":"Crossref","is-referenced-by-count":20,"title":["Smart integrated temperature sensor - mixed-signal circuits and systems in 32-nm and beyond"],"prefix":"10.1109","author":[{"given":"Y. William","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hasnain","family":"Lakdawala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Managing Process Variation in Intel's 45nm CMOS Technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technology Journal"},{"key":"ref11","article-title":"Variation in 45nm and Implications for 32nm and Beyond","author":"kuhn","year":"2009","journal-title":"International Conference of CMOS Variability"},{"article-title":"Operation and Modeling of the MOS Transistor","year":"2011","author":"tsividis","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.508205"},{"key":"ref14","article-title":"A Time-to-Digital-Converter-Based CMOS Smart Temperature Sensor","volume":"40","author":"chen","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"},{"article-title":"Design of Analog CMOS Integrated Circuits","year":"1999","author":"razavi","key":"ref15"},{"key":"ref16","article-title":"A CMOS Smart Temperature Sensor with 3a Inaccuracy of ±0.1 °C from ?55°C to 125 °C","volume":"40","author":"pertijs","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076610"},{"article-title":"Precision Temperature Sensors in CMOS Technology","year":"2010","author":"pertijs","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050532"},{"article-title":"Smart Temperature Sensor Survey","year":"0","author":"makinwa","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref27","article-title":"Circuit Techniques for Reducing the Effects of Op-amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization","author":"enz","year":"2006","journal-title":"Proceedings of the IEEE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2035553"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref8","article-title":"A 45nm Logic Technology with High-k+Metal Gte Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging","author":"mistry","year":"2007","journal-title":"IEEE IEDM"},{"key":"ref7","first-page":"126","article-title":"Analog Design in Deep Sub-Micron CMOS","author":"bult","year":"2000","journal-title":"the 26th European Solid-State Circuits Conference"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/ISSCC.2009.4977312","article-title":"Over One Million TPCC with 45nm 6-Core Xeon CPU","author":"kuppuswamy","year":"2009","journal-title":"Digest of Technical Papers IEEE International Solid-State Circuits Conference"},{"key":"ref9","article-title":"32nm Gate-First High-klMetal-Gate Technology for High Performance Low Power Applications","author":"diaz","year":"2008","journal-title":"IEEE IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"ref18a","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1971.1050151"},{"key":"ref20","first-page":"206","article-title":"Bipolar and MOS Analog Integrated Circuit Design","author":"grebene","year":"1984","journal-title":"Wiley-Interscience"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221202"},{"key":"ref24","first-page":"342","article-title":"A CMOS Smart Temperature Sensor with a Batch-Calibrated Inaccuracy of ±0.25°C (3?) from ?70°C to 130°C","author":"aita","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"article-title":"A Thermal-Diffusivity Temperature Sensor with an Untrimmed Inaccuracy of 0.2 °C (3s) from ?55°C to 125°C","year":"0","author":"vroonhoven","key":"ref26"},{"key":"ref25","first-page":"282","article-title":"A 0.12 mm2 7.4mW Micropower Temperature Sensor with an Inaccuracy of 0.20C (3s) from ?300C to 1250C","author":"souri","year":"2010","journal-title":"Proceedings of the European Solid-State Circuits Conference"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","start":{"date-parts":[[2011,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055295.pdf?arnumber=6055295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T06:19:56Z","timestamp":1560838796000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055295","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}