{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:35:15Z","timestamp":1729636515090,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055356","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T15:03:36Z","timestamp":1319209416000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["Three Dimensional integration - Considerations for memory applications"],"prefix":"10.1109","author":[{"given":"S.S.","family":"Iyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Kirihata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.E.","family":"Barth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume":"52","journal-title":"Journal of Research and Development","year":"2008","key":"ref4"},{"key":"ref3","first-page":"1","article-title":"3D integration Review","volume":"54","author":"farooq","year":"2010","journal-title":"Science in China"},{"key":"ref6","article-title":"3D Stackable 32nm High-KlMetal Gate SOl Embedded DRAM Prototype","author":"golz","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"ref5","first-page":"27.5.1","article-title":"A 0.0390m2 High Performance eDRAM Cell based on 32nm High-KlMetal SOl Technology","author":"butt","year":"2010","journal-title":"2010 IEDM Dig Tech Papers"},{"key":"ref8","article-title":"A 45nm SOl compiled embedded DRAM with random cycles down to 1.3ns","author":"jacunski","year":"0","journal-title":"2010 CICC Dig Tech papers"},{"key":"ref7","first-page":"64","article-title":"A 45nm SOl Embedded DRAM Macros for POWER7™ 32MB On-Chip L3 Cache","volume":"46","author":"barth","year":"2011","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1147\/rd.492.0333","article-title":"Embedded DARM: Technology plattform for the Blue Gene\/L chip","volume":"49","author":"iyer","year":"0","journal-title":"IBM Jour Res Dev"},{"key":"ref9","first-page":"406","article-title":"A Commercial Field-Programmable Dense eFUSE Array Memory within 99.999% Sense Yield for 45nm SOl CMOS","author":"uhlmann","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","start":{"date-parts":[[2011,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055356.pdf?arnumber=6055356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T08:25:57Z","timestamp":1497947157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055356","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}