{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:24:06Z","timestamp":1773246246959,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055359","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T15:03:36Z","timestamp":1319209416000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["CDM-ESD induced damage in components using stacked-die packaging"],"prefix":"10.1109","author":[{"given":"Nicholas","family":"Olson","sequence":"first","affiliation":[]},{"given":"Nathan","family":"Jack","sequence":"additional","affiliation":[]},{"given":"Vrashank","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Elyse","family":"Rosenbaum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Field-Induced Charge-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components","year":"0","journal-title":"JESD22- C101C"},{"key":"ref3","first-page":"1","article-title":"CDM Simulation Study of a System-in-Package","author":"shukla","year":"0","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref10","first-page":"220","article-title":"Designing MOS Inputs and Outputs to Avoid Oxide Failure in the Charged Device Model","author":"maloney","year":"0","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488782"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904379"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272602"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2006.4456426"},{"key":"ref7","first-page":"1","article-title":"CDM Tests on Interface Test Chips for the Verification of ESD Protection Circuits","author":"brodbeck","year":"0","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref2","first-page":"14","article-title":"On the Relevance of IC ESD Performance to Product Quality","author":"smedes","year":"0","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref9","first-page":"115","article-title":"Wafer-level charged device model testing","author":"chou","year":"0","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref1","year":"2002"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","location":"San Jose, CA, USA","start":{"date-parts":[[2011,9,19]]},"end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055359.pdf?arnumber=6055359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:13:15Z","timestamp":1490109195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055359","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}