{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T09:42:36Z","timestamp":1746006156784,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055365","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T15:03:36Z","timestamp":1319209416000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Low-power 8Gb\/s near-threshold serial link receivers using super-harmonic injection locking in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Kangmin","family":"Hu","sequence":"first","affiliation":[]},{"given":"Tao","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Sam","family":"Palermo","sequence":"additional","affiliation":[]},{"given":"Patrick Yin","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref3","first-page":"452","article-title":"A 27Gb\/s forwarded-clock I\/O receiver using an injection-locked LC-DCO in 45nm CMOS","author":"o'mahony","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","first-page":"665","article-title":"A 3uW, 400 MHz Divide-by-5 Injection-Locked Frequency Divider with 56% Lock Range in 90nm CMOS","author":"hu","year":"2008","journal-title":"IEEE Radio Frequency Integrated Circuits (RFIC) Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref11","first-page":"89","article-title":"18GHz and 7 GHz superharmonic injection loced dividers in 0.25 um CMOS technology","author":"chen","year":"2002","journal-title":"Proc of ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434007"},{"key":"ref12","first-page":"510","article-title":"A sub-10ps multi-phase sampling system using redundancy","author":"lee","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433824"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/4.551926","article-title":"A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme","volume":"32","author":"lee","year":"1997","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","start":{"date-parts":[[2011,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055365.pdf?arnumber=6055365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T08:25:55Z","timestamp":1497947155000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055365","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}