{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:43:09Z","timestamp":1725626589441},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055398","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T11:03:36Z","timestamp":1319195016000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["0.4V SRAM with bit line swing suppression charge share hierarchical bit line scheme"],"prefix":"10.1109","author":[{"given":"Shinichi","family":"Moriwaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kawasumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshikazu","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Miyano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"212","article-title":"A 45nm Single-port and Dual-port SRAM family with Robust Read\/Write Stabilizing Circuitry under DVFS Environment","author":"nii","year":"2008","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681902"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619717"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"ref7","first-page":"46","article-title":"A 0.7V Single-Supply SRAM with 0.495um2 cell in 65nm technology utilizing Self- Write-Back Sense Amplifier and Cascaded Bit Line Scheme","author":"kushida","year":"2008","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref2","first-page":"158","article-title":"A 45nm 0.6V cross-point 8T SRAM with Negative Biased Read\/Write assist","author":"yabuuchi","year":"2009","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","start":{"date-parts":[[2011,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055398.pdf?arnumber=6055398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:29:39Z","timestamp":1490070579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055398","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}