{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:14:55Z","timestamp":1773249295470,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/cicc.2011.6055410","type":"proceedings-article","created":{"date-parts":[[2011,10,21]],"date-time":"2011-10-21T11:03:36Z","timestamp":1319195016000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["A time-domain latch interpolation technique for low power flash ADCs"],"prefix":"10.1109","author":[{"given":"Jong-In","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barosaim","family":"Sung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"key":"ref3","first-page":"64","article-title":"A 6bit 3.5GS\/s 0.9V 98mW Flash ADC in 90nm CMOS","author":"deguchi","year":"2007","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref6","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS","author":"chung","year":"0","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977315"},{"key":"ref5","first-page":"14","article-title":"A 7.6 mW 1.75 GS\/s 5b Flash A\/D converter in 90nm digital CMOS","author":"verbruggen","year":"2008","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref12","first-page":"101","article-title":"Bulk Voltage Trimming Offset Calibration for High-Speed Flash ADCs","volume":"57","author":"yao","year":"2010","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref8","first-page":"16","article-title":"A 6-bit 5-GSample\/s Nyquist A\/D Converter in 65nm CMOS","author":"choi","year":"2008","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref7","article-title":"An 8bit 1.5GS\/s flash ADC using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref2","first-page":"428","article-title":"A 6b 800MSampie\/s CMOS A\/D Converter","author":"sushihara","year":"2000","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","author":"razavi","year":"1995","journal-title":"Principles a\/Data Conversion System Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052842"}],"event":{"name":"2011 IEEE Custom Integrated Circuits Conference - CICC 2011","location":"San Jose, CA, USA","start":{"date-parts":[[2011,9,19]]},"end":{"date-parts":[[2011,9,21]]}},"container-title":["2011 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6045019\/6055276\/06055410.pdf?arnumber=6055410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:36:16Z","timestamp":1490070976000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6055410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2011.6055410","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}