{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:56:06Z","timestamp":1730206566212,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/cicc.2012.6330572","type":"proceedings-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T20:50:31Z","timestamp":1350593431000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["Statistical aging under dynamic voltage scaling: A logarithmic model approach"],"prefix":"10.1109","author":[{"given":"Jyothi B.","family":"Velamala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ketul","family":"Sutaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Shimizu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiromitsu","family":"Awano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"10","first-page":"1","article-title":"Logarithmic behavior of the degradation dynamics of metal oxide semiconductor devices","volume":"p04025","author":"da silva","year":"2010","journal-title":"J Statistical Me-chanics"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1063\/1.323909"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703293"},{"key":"6","first-page":"40","article-title":"Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS tran-sistors","author":"huard","year":"2004","journal-title":"IRPS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"4","first-page":"509","article-title":"Compact modeling and simulation of circuit relaibility for 65nm CMOS technology","volume":"7","author":"wang","year":"2007","journal-title":"TDMR"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241795"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2011.6044214"}],"event":{"name":"2012 IEEE Custom Integrated Circuits Conference - CICC 2012","start":{"date-parts":[[2012,9,9]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2012,9,12]]}},"container-title":["Proceedings of the IEEE 2012 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6320859\/6330557\/06330572.pdf?arnumber=6330572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:50:22Z","timestamp":1490122222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6330572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2012.6330572","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}