{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T23:03:28Z","timestamp":1746227008097},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/cicc.2012.6330624","type":"proceedings-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T20:50:31Z","timestamp":1350593431000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An energy efficient 32nm 20 MB L3 cache for Intel<sup>®<\/sup> Xeon<sup>®<\/sup> processor E5 family"],"prefix":"10.1109","author":[{"given":"Min","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moty","family":"Mehalel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Arvapalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Songnian","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977505"},{"key":"2","article-title":"High Performance 32nm Logic Technology Featuring 2nd Generation High-k + Metal Gate Transistors","author":"packan","year":"2009","journal-title":"IEDM Tech Digest"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167814"},{"key":"6","article-title":"A 32nm Westmere-EX Xeon\ufffd Enterprise Processor","author":"sawant","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"152","article-title":"A 45nm 24MB On-Die L3 cache for the 8-Core Multithreaded Xeon\ufffd Processor","author":"chang","year":"2009","journal-title":"Proc Symp VLSI Circuits Dig Technical Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"}],"event":{"name":"2012 IEEE Custom Integrated Circuits Conference - CICC 2012","start":{"date-parts":[[2012,9,9]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2012,9,12]]}},"container-title":["Proceedings of the IEEE 2012 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6320859\/6330557\/06330624.pdf?arnumber=6330624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:33:04Z","timestamp":1490121184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6330624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2012.6330624","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}