{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:45:54Z","timestamp":1725680754483},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/cicc.2012.6330709","type":"proceedings-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T20:50:31Z","timestamp":1350593431000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 148ps 135mW 64-bit adder with Constant-Delay logic in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Pierce I-Jen","family":"Chuang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Gaudet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696066"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048730"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1956.5219801"},{"key":"4","article-title":"Constant Delay Logic Style","author":"chuang","year":"2011","journal-title":"IEEE Transactions on very large scale integration Systems"},{"key":"9","first-page":"334","article-title":"5GHz 32b integer-execution core in 130nm dual-VT CMOS","author":"vangal","year":"2002","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"8","first-page":"192","article-title":"470 ps 64-bit parallel binary adder [for CPU chip]","author":"park","year":"2000","journal-title":"IEEE Symposium on VLSI Circuits"}],"event":{"name":"2012 IEEE Custom Integrated Circuits Conference - CICC 2012","start":{"date-parts":[[2012,9,9]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2012,9,12]]}},"container-title":["Proceedings of the IEEE 2012 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6320859\/6330557\/06330709.pdf?arnumber=6330709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:12:13Z","timestamp":1490119933000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6330709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2012.6330709","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}