{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:26:13Z","timestamp":1725531973137},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658452","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:50:54Z","timestamp":1385031054000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A HKMG 28nm 1GHz fully-pipelined tile-able 1MB embedded SRAM IP with 1.39mm<sup>2<\/sup> per MB"],"prefix":"10.1109","author":[{"given":"Ming-Zhang","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osamu","family":"Takahashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping-Lin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Chung","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping-Wei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Hoo","family":"Dhong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"228","article-title":"3D stackable 32nm higk-k\/metal gate soi embedded dram prototype","author":"golz","year":"2011","journal-title":"Dig Symp VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131608"},{"key":"1","first-page":"210","article-title":"A highly manufacturable 28nm cmos low power platform technology with fully functional 64mb sram using dual\/tripe gate oxide process","author":"wu","year":"2009","journal-title":"Dig Symp VLSI Tech"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084470"},{"key":"5","first-page":"230","article-title":"A 4.6ghz 162mb sram design in 22nm tri-gate cmos technology with integrated active vmin-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746309"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658452.pdf?arnumber=6658452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:31:05Z","timestamp":1490218265000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658452","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}