{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:35:47Z","timestamp":1780500947699,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658476","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:50:54Z","timestamp":1385049054000},"page":"1-8","source":"Crossref","is-referenced-by-count":36,"title":["The past present and future of design-technology co-optimization"],"prefix":"10.1109","author":[{"given":"Greg","family":"Yeric","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Pietromonaco","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vikas","family":"Chandra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rob","family":"Aitken","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2121067"},{"key":"17","article-title":"Reliability evaluation at the device level and its impact on design","author":"aitken","year":"2013","journal-title":"IEEE Design Automation and Test in Europe (DATE)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228578"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487620"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105297"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837373"},{"key":"11","first-page":"112","article-title":"Design technology co-optimization in technology definition for 22nm and beyond","author":"northrop","year":"2011","journal-title":"IEEE Symp on VLSI Technology (VLSI-T)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450394"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330658"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.27"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556222"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531971"},{"key":"25","first-page":"538","article-title":"Online thread assignment for heterogenous multicore systems","author":"lugini petrucci","year":"2012","journal-title":"Int Conf on Parallel Processing Workshops (ICPPW'02)"},{"key":"3","first-page":"283","article-title":"Exploring sub-20nm FinFET design with predictive technology models","author":"sinha","year":"2012","journal-title":"IEEE Design Automation Conference (DAC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2010.5466842"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232710"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342314"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2006.4493141"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2196766"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457179"},{"key":"4","first-page":"31","article-title":"Ensuring temperature-insensitivity of dual-Vt designs through ITD-aware synthesis","author":"calimera","year":"2008","journal-title":"Int Workshop Thermal Investigations ICs and Systems (THERMINIC)"},{"key":"9","first-page":"1","article-title":"Lithography and Design Interaction-new paradigm for the technology architecture development","author":"kye","year":"2012","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"8","first-page":"7974","article-title":"Decomposition-aware standard cell design flows to enable double-patterning technology","author":"liebmann","year":"2011","journal-title":"Proc SPIE"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","location":"San Jose, CA, USA","start":{"date-parts":[[2013,9,22]]},"end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658476.pdf?arnumber=6658476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:58:11Z","timestamp":1490230691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658476","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}