{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:39:38Z","timestamp":1725698378184},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658490","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:50:54Z","timestamp":1385031054000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Fast FPGA emulation of background-calibrated SAR ADC with internal redundancy dithering"],"prefix":"10.1109","author":[{"given":"Guanhua","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1145\/611817.611832","article-title":"Implementation of bee: A real-time large-scale hardware emulation engine","author":"chang","year":"2003","journal-title":"Proc 2003 ACM\/SIGDA 11th Int Symp on Field-Programmable Gate Arrays (FPGA 03)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548239"},{"key":"10","first-page":"380","article-title":"A 12b 22.5\/45MS\/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR","author":"liu","year":"2010","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1998.676677"},{"key":"7","first-page":"454","article-title":"A 15b 20MS\/s CMOS pipelined ADC with digital background calibration","author":"liu","year":"2004","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968311"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.37"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705388"},{"key":"8","first-page":"456","article-title":"A 96dB SFDR 50MS\/s digitally enhanced CMOS pipeline A\/D converter","author":"nair","year":"2004","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493976"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330694"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658490.pdf?arnumber=6658490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:53:46Z","timestamp":1498085626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658490","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}