{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:38:22Z","timestamp":1725773902013},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658492","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:50:54Z","timestamp":1385031054000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Scalable behavior modeling for 3D field-programmable ESD protection structures"],"prefix":"10.1109","author":[{"given":"L.","family":"Wang","sequence":"first","affiliation":[]},{"given":"X.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Z. T.","family":"Shi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ma","sequence":"additional","affiliation":[]},{"given":"C.","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Dong","sequence":"additional","affiliation":[]},{"given":"F.","family":"Lu","sequence":"additional","affiliation":[]},{"given":"H.","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"A.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TCAD.2004.833613"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TED.2005.850652"},{"key":"10","first-page":"884","article-title":"Programmable on-chip ESD protection using nano crystal dots mechanism and structures","author":"shi","year":"2012","journal-title":"IEEE Trans Nanotech"},{"year":"2002","author":"wang","journal-title":"On-Chip ESD Protection for ICs","key":"1"},{"key":"7","first-page":"1047","article-title":"Compact modeling of on-chip ESD protection devices using Verilog-A","author":"li","year":"2006","journal-title":"IEEE Trans CAD ICs &Syst"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/101.583606"},{"key":"5","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD","author":"lin","year":"2009","journal-title":"Proc EOS\/ESD Symp"},{"key":"4","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/TCAD.2003.818140","article-title":"ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction","author":"zhan","year":"2003","journal-title":"IEEE Trans CAD ICs &Syst"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/CICC.2012.6330711"},{"key":"8","first-page":"1","article-title":"A scalable Verilog-A modeling method for ESD protection devices","author":"li","year":"2010","journal-title":"Proc EOS\/ESD Symp"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/JSSC.2013.2255192"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658492.pdf?arnumber=6658492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:53:46Z","timestamp":1498085626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658492","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}