{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:18:40Z","timestamp":1759335520421},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658494","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:50:54Z","timestamp":1385031054000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["Gate stack resistance and limits to CMOS logic performance"],"prefix":"10.1109","author":[{"given":"R. A.","family":"Wachnik","sequence":"first","affiliation":[]},{"given":"S.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"L. H.","family":"Pan","sequence":"additional","affiliation":[]},{"given":"N.","family":"Lu","sequence":"additional","affiliation":[]},{"given":"H.","family":"Li","sequence":"additional","affiliation":[]},{"given":"R.","family":"Bingert","sequence":"additional","affiliation":[]},{"given":"M.","family":"Randall","sequence":"additional","affiliation":[]},{"given":"S.","family":"Springer","sequence":"additional","affiliation":[]},{"given":"C.","family":"Putnam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"32nm general purpose bulk cmos technology for high performance applications at low voltage","author":"arnaud","year":"2005","journal-title":"IEEE International Electronic Devices Meeting Technical Digest San Francisco"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242495"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2274511"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242498"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896361"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2004.1309484"},{"key":"5","article-title":"An effective gate resistance model for cmos rf and noise modeling","author":"jin","year":"1998","journal-title":"International Electron Device Meeting Technical Digest IEEE Conference Publications"},{"journal-title":"A 45nm Low Power Bulk Technology Featuring Carbon Co-implantation and Laser Anneal on 45 Degree Rotated Substrate Honolulu 2008 Symposium on VLSI Technology (VLSIT","year":"2012","author":"yuan","key":"4"},{"key":"9","article-title":"Record rf performance of sub-46 nm lgate nfets in microprocessor soi cmos technologies","author":"lee","year":"2005","journal-title":"Wash DC International Electron Device Meeting Technical Digest"},{"year":"0","key":"8"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658494.pdf?arnumber=6658494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:37:28Z","timestamp":1490218648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658494","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}