{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:06:46Z","timestamp":1725653206580},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658514","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:50:54Z","timestamp":1385049054000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Low power ARM® Cortex™-M0 CPU and SRAM using Deeply Depleted Channel (DDC) transistors with Vdd scaling and body bias"],"prefix":"10.1109","author":[{"given":"V.","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Kepler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Kidd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Krishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Leshner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Bakishev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Ranade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Wojko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rogenmoser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Ema","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Moriwaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Tsuruta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Mitani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Wakayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"749","article-title":"Advanced channel engineering achieving aggressive reduction of vt variation for ultra-low-power applications","author":"fujita","year":"2011","journal-title":"Proc IEDM"},{"key":"2","first-page":"1441","article-title":"A highly integrated 65nm soc process with enhanced power\/performance of digital and analog circuits","author":"clark","year":"2012","journal-title":"Proc IEDM"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"7","first-page":"24","article-title":"High performance state retention with power gating applied to cpu subsystems-design approaches and silicon evaluation","author":"flynn","year":"2012","journal-title":"Proc Hot Chips"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418979"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617407"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658514.pdf?arnumber=6658514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:31:00Z","timestamp":1490232660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658514","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}