{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:25:33Z","timestamp":1725773133682},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cicc.2013.6658528","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:50:54Z","timestamp":1385049054000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A 0.1–3GHz cell-based fractional-N all digital phase-locked loop using ΔΣ noise-shaped phase detector"],"prefix":"10.1109","author":[{"given":"Yao-Chia","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao-Hsuan","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Hsien","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Wei","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Shueh","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"353","article-title":"A 14mW Fractional-N PLL modulator with an enhanced digital phase detector and frequency switching scheme","author":"ferriss","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"346","article-title":"A 40 nm CMOS all digital fractional-N synthesizer without requiring calibration","author":"opteynde","year":"2012","journal-title":"IEEE ISSCC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280832"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746215"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"6","first-page":"578","article-title":"A 7.1mW 10GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90nm CMOS","author":"yang","year":"2010","journal-title":"IEEE JSSC"},{"key":"5","first-page":"54","article-title":"A 5.3 GHz digitalto-time converter based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE ISSCC"},{"key":"4","first-page":"240","article-title":"A 0.004mm2, 250 ?w, tdc with time difference accumulator and a 0.12 mm2 2.5 mw bang-bang digital pll using prng for low-power soc applications","author":"hong","year":"2012","journal-title":"IEEE ISSCC"},{"key":"9","first-page":"1","article-title":"A 4-ghz all digital fractional-n pll with low-power tdc and big phase-error compensation","author":"park","year":"2011","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2179733"}],"event":{"name":"2013 IEEE Custom Integrated Circuits Conference - CICC 2013","start":{"date-parts":[[2013,9,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,9,25]]}},"container-title":["Proceedings of the IEEE 2013 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648471\/6658393\/06658528.pdf?arnumber=6658528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:19:02Z","timestamp":1490231942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2013.6658528","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}