{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:02:30Z","timestamp":1725447750757},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6945983","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:50:10Z","timestamp":1415814610000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 1.4-pJ\/b, power-scalable 16×12-Gb\/s source-synchronous I\/O with DFE receiver in 32nm SOI CMOS technology"],"prefix":"10.1109","author":[{"given":"Timothy O.","family":"Dickson","sequence":"first","affiliation":[]},{"given":"Yong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Sergey V.","family":"Rylov","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Agrawal","sequence":"additional","affiliation":[]},{"given":"Seongwon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Ferriss","sequence":"additional","affiliation":[]},{"given":"Herschel","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"Benjamin D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Baks","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Shan","sequence":"additional","affiliation":[]},{"given":"Young","family":"Kwark","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Tierno","sequence":"additional","affiliation":[]},{"given":"Daniel J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"156","article-title":"A 47×10Gb\/s 1.4mW\/(Gb\/s) Parallel Interface in 45nm CMOS","author":"o'mahony","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref2","first-page":"198","article-title":"A 28GHz Hybrid PLL in 32nm SOI CMOS","author":"ferriss","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","first-page":"402","article-title":"A Scalable 0.128-to-l Tb\/s 0.8-to-2.6pJ\/b 64-Lane Parallel I\/O in 32nm CMOS","author":"mansuri","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","start":{"date-parts":[[2014,9,15]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06945983.pdf?arnumber=6945983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:59:17Z","timestamp":1490306357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6945983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6945983","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}