{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:13:23Z","timestamp":1787012003261,"version":"build-2736575974"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6945993","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:50:10Z","timestamp":1415814610000},"page":"1-4","source":"Crossref","is-referenced-by-count":27,"title":["A 160 MS\/s, 11.1 mW, single-channel pipelined SAR ADC with 68.3 dB SNDR"],"prefix":"10.1109","author":[{"given":"Vaibhav","family":"Tripathi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"268","article-title":"A 2.1 mW 11b 410 MS\/s Dynamic Pipelined SAR ADC with Background Calibration in 28nm Digital CMOS","author":"vebruggen","year":"2013","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref3","first-page":"466","article-title":"A 1.7 mW 11b 250 MS\/s 2x Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS","author":"vebruggen","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"key":"ref5","article-title":"ADC Performance Survey 1997–2014","author":"murmann","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705390"},{"key":"ref7","first-page":"264","article-title":"A 1-V, 8b, 40MS\/s, 113µW Charge-Recycling SAR ADC with a 14µW Asynchronous Controller","author":"tsai","year":"2011","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"ref1","first-page":"200","article-title":"A 1.5 mW 68 dB SNDR 80 MS\/s 2x Interleaved SAR-Assisted Pipeline ADC in 28 nm CMOS","author":"van der goes","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","location":"San Jose, CA, USA","start":{"date-parts":[[2014,9,15]]},"end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06945993.pdf?arnumber=6945993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:22:46Z","timestamp":1490307766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6945993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6945993","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}