{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:30:40Z","timestamp":1725471040172},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6946005","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:50:10Z","timestamp":1415832610000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 0.010mm<sup>2<\/sup> 9.92ps<inf>rms<\/inf> low tracking jitter pixel clock generator with a divider initializer and a nearest phase selector in 28nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Kangyeop","family":"Choo","sequence":"first","affiliation":[]},{"given":"Sung-Jin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Wooseok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jihyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Taeik","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hojin","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"250","article-title":"A 0.032mm2 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range","author":"kim","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"111","article-title":"A PVT-tolerant low-l\/f noise dual-loop hybrid PLL in 0.18µm CMOS","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4560135"},{"key":"ref2","article-title":"10–315-MHz cascaded hybrid phase-locked loop for pixel clock generation","author":"song","year":"2012","journal-title":"TVLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","start":{"date-parts":[[2014,9,15]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06946005.pdf?arnumber=6946005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:43:12Z","timestamp":1490319792000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6946005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6946005","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}