{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:29:16Z","timestamp":1725553756873},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6946030","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:50:10Z","timestamp":1415814610000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 16kB tile-able SRAM macro prototype for an operating window of 4.8GHz at 1.12V VDD to 10 MHz at 0.5V in a 28-nm HKMG CMOS"],"prefix":"10.1109","author":[{"given":"Ming-Zhang","family":"Kuo","sequence":"first","affiliation":[]},{"given":"Henry","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Sang","family":"Dhong","sequence":"additional","affiliation":[]},{"given":"Ping-Lin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Cheng-Chung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2012.2213513"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2009.2034082"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2007.907999"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2008.2007151"},{"key":"ref8","article-title":"A 4-GHz Universal Hig-Frequency On-Chip Testing Platform for IP Validation","author":"yang","year":"2014","journal-title":"VLSI Test Symposium"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSIC.2000.852896"},{"key":"ref2","first-page":"210","article-title":"A Highly Manufacturable 28nm CMOS Low Power Platform Technology with Fully Functional 64Mb SRAM Using Dual\/Tripe Gate Oxide Process","author":"wu","year":"2009","journal-title":"Dig Symp VLSI Tech"},{"key":"ref1","article-title":"32-nm Gate-First High-K\/Metal-Gate Technology for High Performance Low Power Applications","author":"diaz","year":"2008","journal-title":"IEDM"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","start":{"date-parts":[[2014,9,15]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06946030.pdf?arnumber=6946030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:33:27Z","timestamp":1490312007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6946030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6946030","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}