{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:28:14Z","timestamp":1770539294175,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6946124","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:50:10Z","timestamp":1415814610000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["A 5mW 250MS\/s 12-bit synthesized digital to analog converter"],"prefix":"10.1109","author":[{"given":"Elnaz","family":"Ansari","sequence":"first","affiliation":[]},{"given":"David D.","family":"Wentzloff","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref3","author":"white","year":"2010","journal-title":"Pattern Matching Might Solve World Hunger"},{"key":"ref10","article-title":"A 10-b, 300-MS\/s power DAC with 6-Vpp differential swing","author":"mehrjoo","year":"2013","journal-title":"RFIC"},{"key":"ref6","article-title":"Digitally synthesized stochastic flash ADC using only standard digital cells","author":"weaver","year":"2011","journal-title":"VLSI circuits"},{"key":"ref11","article-title":"A 12b 500MS\/s DAC with >70dB SFDR up to 120MHz in 0.18m CMOS","author":"doris","year":"2005","journal-title":"ISSCC"},{"key":"ref5","article-title":"15.1 A 0.0066mm2 780J.l W fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"0","journal-title":"ISSCC 2014"},{"key":"ref12","article-title":"A 14b 200MS\/s DAC with SFDR>78dBc, IM3<-83dBc and NSD<-163dBmlHz across the whole Nyquist band enabled by dynamic-mismatc-mapping","author":"tang","year":"2010","journal-title":"VLSI circuits"},{"key":"ref8","article-title":"A 12b 2.9GS\/s DAC with 1M3&#x2013;60dBc beyond IGHz in 65nm CMOS","author":"lin","year":"2009","journal-title":"ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569537"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.898825"},{"key":"ref9","article-title":"A 12b 1.6GS\/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth","author":"lin","year":"2013","journal-title":"ISSCC"},{"key":"ref1","article-title":"Design Rule Checking","author":"todd","year":"2006","journal-title":"EDA for IC Implementation Circuit Design and Process Technology"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","location":"San Jose, CA, USA","start":{"date-parts":[[2014,9,15]]},"end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06946124.pdf?arnumber=6946124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:32:14Z","timestamp":1490304734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6946124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6946124","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}