{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:21:42Z","timestamp":1729653702767,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/cicc.2014.6946133","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:50:10Z","timestamp":1415814610000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A methodology for yield-specific leakage estimation in memory"],"prefix":"10.1109","author":[{"given":"Subho","family":"Chatterjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pramod","family":"Kolar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei Jian","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae Y","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gunjan H.","family":"Pandya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.906960"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229185"},{"article-title":"Intel's Revolutionary 22 nm Transistor Technology","year":"2011","author":"mark","key":"ref6"},{"article-title":"Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification","year":"2008","author":"tao","key":"ref5"},{"key":"ref8","article-title":"A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active VMIN-Enhancing Assist Circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"ref9","article-title":"Capacitive-coupling wordline boosting with self-induced VCC collapse for write VMIN reduction in 22-nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"IEEE ISSCC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage current: Moore's law meets static power","volume":"36","author":"kim","year":"2003","journal-title":"IEEE Computer"}],"event":{"name":"2014 IEEE Custom Integrated Circuits Conference - CICC 2014","start":{"date-parts":[[2014,9,15]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2014,9,17]]}},"container-title":["Proceedings of the IEEE 2014 Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6924030\/6945974\/06946133.pdf?arnumber=6946133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T20:03:26Z","timestamp":1498161806000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6946133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2014.6946133","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}