{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:04:07Z","timestamp":1761987847587,"version":"build-2065373602"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338368","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["Arria™ 10 device architecture"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Tyhach","sequence":"first","affiliation":[]},{"given":"Mike","family":"Hutton","sequence":"additional","affiliation":[]},{"given":"Sean","family":"Atsatt","sequence":"additional","affiliation":[]},{"given":"Arifur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Brad","family":"Vest","sequence":"additional","affiliation":[]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Langhammer","sequence":"additional","affiliation":[]},{"given":"Sergey","family":"Shumarayev","sequence":"additional","affiliation":[]},{"given":"Tim","family":"Hoang","sequence":"additional","affiliation":[]},{"given":"Allen","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Dong-Myung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Hae-Chang","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jack","family":"Chui","sequence":"additional","affiliation":[]},{"given":"Ket Chiew","family":"Sia","sequence":"additional","affiliation":[]},{"given":"Edwin","family":"Kok","sequence":"additional","affiliation":[]},{"given":"Wei-Yee","family":"Koay","sequence":"additional","affiliation":[]},{"given":"Boon-Jin","family":"Ang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"342","article-title":"A Clock Skew Absorbing Flip-Flop","author":"nedovic","year":"2013","journal-title":"Proc ISSCC"},{"key":"ref11","first-page":"342","article-title":"Latch-Based Performance Optimization for FPGAs","author":"teng","year":"2003","journal-title":"Proc IEEE 2003 ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/18.79957"},{"year":"2008","key":"ref13","first-page":"1"},{"key":"ref14","first-page":"117","article-title":"Floating-Point DSP Block Architecture for FPGAs","author":"langhammer","year":"2015","journal-title":"Proc Int Symp FPGA (FPGA)"},{"key":"ref15","first-page":"241","article-title":"Cholesky Decomposition using Fused Datapath Synthesis","author":"derirsoy","year":"2009","journal-title":"Proc Int Symp FPGA (FPGA)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"article-title":"Systems and Methods for Reducing Power Supply Noise or Jitter","year":"2014","author":"oh","key":"ref17"},{"journal-title":"Altera","article-title":"Arria 10 Core Fabric and General Purpose IOs Handbook","year":"2015","key":"ref18"},{"journal-title":"Arm Cortex A9 Processor arm com","year":"0","key":"ref19"},{"key":"ref4","article-title":"Design of a High-Density SoC FPGA at 20nm","author":"vest","year":"2014","journal-title":"HOTCHIPS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref6","first-page":"12.20","article-title":"The Stratix™ Routing and Logic Architecture","author":"lewis","year":"2003","journal-title":"Proc Int Symp FPGA (FPGA)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref7","article-title":"Improving FPGA Performance and Area Using an Adaptive Logic Module","author":"hutton","year":"2004","journal-title":"Proc Field-Programmable Logic 2004 LNCS 3203"},{"journal-title":"Altera","article-title":"Optical Transport Networks for 100G Implementation in FPGAs","year":"0","key":"ref2"},{"article-title":"Advanced Baseband Technology in Third-Generation Radio Base Stations","year":"2003","author":"zhang","key":"ref1"},{"key":"ref9","first-page":"147","article-title":"Architectural Improvements in Stratix™ V","author":"lewis","year":"2013","journal-title":"Proc Int Symp FPGA (FPGA)"},{"journal-title":"Arm TrustZone Technology arm com","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"journal-title":"Altera","article-title":"Avalon Interface Specification","year":"2015","key":"ref21"},{"journal-title":"Altera","article-title":"Power Reduction Features in Arria 10 Devices","year":"2015","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","start":{"date-parts":[[2015,9,28]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338368.pdf?arnumber=7338368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:15:38Z","timestamp":1490408138000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338368","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}