{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:40:33Z","timestamp":1768070433106,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338371","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 1.8-pJ\/bit 16×16-Gb\/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration"],"prefix":"10.1109","author":[{"given":"Timothy O.","family":"Dickson","sequence":"first","affiliation":[]},{"given":"Yong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Agrawal","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Herschel","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"Zeynep","family":"Toprak-Deniz","sequence":"additional","affiliation":[]},{"given":"Benjamin D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Meghelli","sequence":"additional","affiliation":[]},{"given":"Daniel J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"134","article-title":"A 19-Gb\/s Serial Link Receiver with both 4-Tap FFE and 5-Tap DFE Functions in 45nm SOI CMOS","author":"agrawal","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"198","article-title":"A 28GHz Hybrid PLL in 32nm SOI CMOS","author":"ferriss","year":"0"},{"key":"ref10","first-page":"402","article-title":"A Scalable 0.128-to-1Tb\/s 0.8-to-2.6pJ\/b 64-Lane Parallel I\/O in 32nm CMOS","author":"mansuri","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"60","article-title":"A 16-to-40Gb\/s Quarter-Rate NRZ\/PAM4 Dual-Mode Transmitter in 14nm CMOS","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176953"},{"key":"ref7","first-page":"126","article-title":"A 16Gb\/s\/link, 64GB\/s bidirectional link asymmetric memory interface cell","author":"chang","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412688"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176950"},{"key":"ref1","first-page":"80","article-title":"An 8×10Gb\/s Source Synchronous I\/O System Based on High-Density Silicon Carrier Interconnects","author":"dickson","year":"0"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","location":"San Jose, CA, USA","start":{"date-parts":[[2015,9,28]]},"end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338371.pdf?arnumber=7338371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:53:22Z","timestamp":1490410402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338371","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}