{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:13:38Z","timestamp":1774966418397,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338376","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T16:52:45Z","timestamp":1448902365000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9ps<inf>rms<\/inf> integrated-jitter"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Elkholy","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"Romesh Kumar","family":"Nandwana","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176934"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433839"},{"key":"ref6","first-page":"268","article-title":"A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"254","article-title":"A 0.026mm2 5.3mW 32-to-2000MHz digital fractional-n phase locked-loop using a phase-interpolating phase-to-digital converter","author":"jang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"1","article-title":"A 3.7mW 3MHz bandwidth 4.5GHz digital fractional-N PLL with-106dBc\/Hz in-band noise using time amplifier based TDC","author":"elkholy","year":"2014","journal-title":"IEEE VLSI Circuits Sym Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","location":"San Jose, CA, USA","start":{"date-parts":[[2015,9,28]]},"end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338376.pdf?arnumber=7338376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:43:16Z","timestamp":1490391796000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338376","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}