{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:47:28Z","timestamp":1761562048418,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338383","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-8","source":"Crossref","is-referenced-by-count":7,"title":["Practical considerations for application specific time interleaved ADCs"],"prefix":"10.1109","author":[{"given":"Aaron","family":"Buchwald","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/978-1-4614-1511-4"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2009.2015206"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISSCC.2011.5746273"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2002.804327"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2013.2258814"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/81.915383"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1109\/JSSC.2012.2185192","article-title":"A 12-bit 3gs\/s pipeline adc with 0.4mm and 500mw in 40nm digital cmos","volume":"47","author":"wu","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","first-page":"180","article-title":"A 480mw 2.6gs\/s 10b 65nm cmos time-interleaved adc with 48.5db sndr up to nyquist","author":"doris","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"92c","article-title":"A 5.4gs\/s 12b 500mw pipeline adc in 28nm cmos","author":"wu","year":"2013","journal-title":"VLSI Symp Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref28","first-page":"84","article-title":"A 2.8gs\/s 44.6mw time-interleaved adc achieving 50.9db sndr and 3db effective resolution bandwidth of 1.5ghz in 65nm cmos","author":"stepanovi?","year":"2012","journal-title":"VLSI Symp Dig Tech Papers"},{"year":"1996","author":"velazquez","article-title":"System for converting a signal between continuous-time and discrete-time","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/ISSCC.2014.6757481"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/19.153341"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.1980.1156111"},{"key":"ref29","article-title":"Kickback effects in time-interleaved adcs and the impact on non-orthogonality of time-skew, offset, gain and distortion","author":"van engelen","year":"2012","journal-title":"private communication"},{"year":"2006","author":"pupalaikis","article-title":"High bandwidth real-time oscilloscope","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/4.210027"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.1987.1052844"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2013.6487817"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/19.106306"},{"key":"ref1","first-page":"318","article-title":"A 20GSample\/s 8b ADC with a 1MB memory in 0.18?m CMOS","author":"poulton","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"year":"2004","author":"murmann","journal-title":"Digitally assisted pipeline ADCs Theory and Implementation","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCSI.2003.821306"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TCSI.2004.839534"},{"year":"2010","author":"madisetti","article-title":"Nonlinear compensation in analog to digital converters","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/JSSC.2004.835826"},{"year":"2010","author":"madisetti","article-title":"Minimizing adverse effects of skew between two analog-to-digital converters","key":"ref26"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/JSSC.2011.2164961"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","start":{"date-parts":[[2015,9,28]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338383.pdf?arnumber=7338383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T00:43:41Z","timestamp":1498265021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338383","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}