{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:02:21Z","timestamp":1790442141777,"version":"4.1.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338420","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-8","source":"Crossref","is-referenced-by-count":49,"title":["Sub-sampling PLL techniques"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Gao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Klumperink","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851670"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref12","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref13","article-title":"Low Jitter Low Power Phase Locked Loops Using Sub-Sampling","author":"gao","year":"2010"},{"key":"ref14","article-title":"A 2.2GHz ?l-242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture","author":"siriburanon","year":"2015","journal-title":"IEEE Solid- State Circuits Conference - (ISSCC) paper 25 2"},{"key":"ref15","first-page":"194","article-title":"A 12GHz 210fs 6mW Digital PLL with Sub-sampling Binary Phase Detector and Voltage-Time Modulated DCO","author":"ru","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref16","article-title":"Sub-sampling all-digital fractional-N frequency synthesizer with ?111dBc\/Hz in-band phase noise and an FOM of ?242dB","author":"chen","year":"2015","journal-title":"IEEE Solid-State Circuits Conference - (ISSCC) paper 14 9"},{"key":"ref17","first-page":"89","article-title":"A 9.2–12.7 GHz wideband fractional-N subsampling PLL sin 28nm CMOS with 280fs RMS jitter","author":"raczkowski","year":"2014","journal-title":"IEEE Radio Frequency Integrated Circuits Symposium (RFIC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref4","first-page":"139","article-title":"A 2.2GHz Sub-Sampling PLL with 0.16psrms Jitter and ?125dBc\/Hz In-band Phase Noise at 700?W Loop-Components Power","author":"gao","year":"2010","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215751"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref8","first-page":"253","article-title":"A ring-VCO-based subsampling PLL CMOS circuit with ?119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"key":"ref7","article-title":"A 8.125–15.625 Gb\/s SerDes using a sub-sampling ring-oscillator phase-locked loop","author":"vamvakos","year":"2014","journal-title":"IEEE Custom Integrated Circuits Conference (CICC) paper 10 1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691071"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008936"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3047-0_17"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215696"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268640"},{"key":"ref23","author":"vaucher","year":"2002","journal-title":"Architectures for RF Frequency Synthesizers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","location":"San Jose, CA, USA","start":{"date-parts":[[2015,9,28]]},"end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338420.pdf?arnumber=7338420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T00:43:38Z","timestamp":1498265018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338420","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}