{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T14:00:32Z","timestamp":1788962432943,"version":"build-2803163510"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338432","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-4","source":"Crossref","is-referenced-by-count":13,"title":["A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology"],"prefix":"10.1109","author":[{"given":"Amr","family":"Lotfy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Syed Feruz Syed","family":"Farooq","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi S","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Praveen","family":"Mosalikanti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nasser","family":"Kurd","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0149-6_2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref10","article-title":"Low Power Analog Circuit Techniques in the 5th Generation Intel Core ™ Microprocessor (Broadwell)","author":"mosalikanti","year":"0"},{"key":"ref6","first-page":"709","article-title":"Modeling, simulation and design of a multimode 2-10Gb\/sec fully adaptive serial ink system","author":"werner","year":"2005","journal-title":"Proceedings of CICC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.701256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658461"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055330"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912689"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","location":"San Jose, CA, USA","start":{"date-parts":[[2015,9,28]]},"end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338432.pdf?arnumber=7338432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:43:14Z","timestamp":1490406194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338432","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}