{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:19:43Z","timestamp":1725783583177},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338444","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T16:52:45Z","timestamp":1448902365000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 16nm configurable pass-gate bit-cell register file for quantifying the V<inf>MIN<\/inf> advantage of PFET versus NFET pass-gate bit cells"],"prefix":"10.1109","author":[{"given":"Jihoon","family":"Jeong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Atallah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoan","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josh","family":"Puckett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keith","family":"Bowman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Hansquine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1161","article-title":"An Enhanced 130nm Generation Logic Technology featuring 60nm Transistors Optimized for High Performance and Low Power at 0.7–1.4 V","author":"thompson","year":"2001","journal-title":"IEDM"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269442"},{"key":"ref12","first-page":"657","article-title":"A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57µm2 SRAM Cell","author":"bai","year":"2004","journal-title":"IEDM"},{"key":"ref13","first-page":"247","article-title":"A 45nm Logic Technology with High-k+Metal gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging","author":"mistry","year":"2007","journal-title":"IEDM"},{"key":"ref14","first-page":"1","article-title":"High Performance 32nm Logic Technology Featuring 2nd Generation High-k+Metal Gate Transistors","author":"packan","year":"2009","journal-title":"IEDM"},{"key":"ref15","first-page":"131","article-title":"A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"Symp VLSI Tech"},{"key":"ref16","first-page":"371","article-title":"A 14nm Logic Technology Featuring 2nd_ Generatin FinFET Transistors, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588mm2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746384"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419385"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469238"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175780"},{"key":"ref3","first-page":"563","article-title":"A 0.13 mm CMOS Technology with 193 nm Lithography and Cu\/Low-k for High Performance Applications","author":"young","year":"2000","journal-title":"IEDM"},{"key":"ref6","first-page":"243","article-title":"A Highly Scaled, High Performance 45nm Bulk Logic CMOS Technology with 0.242 µm2 SRAM Cell","author":"cheng","year":"2007","journal-title":"IEDM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796770"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046461"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.836648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346879"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478971"},{"key":"ref21","first-page":"140","article-title":"High Performance 32nm SOI CMOS with High-k\/Metal Gate and 0.149µm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper","author":"greene","year":"2009","journal-title":"Symp VLSI Tech"},{"key":"ref24","first-page":"311","article-title":"An Enhanced 16nm CMOS Technology Featuring 2nd Generation FinFET Transistors and Advanced Cu\/low-k Interconnect for Low Power and High Performance Applications","author":"wu","year":"2014","journal-title":"IEDM"},{"key":"ref23","first-page":"381","article-title":"High Performance 14nm SOI FinFET CMOS Technology with 0.0174µm2 embedded DRAM and 15 Levels of Cu Metallization","author":"lin","year":"2014","journal-title":"IEDM"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","start":{"date-parts":[[2015,9,28]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338444.pdf?arnumber=7338444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:30:57Z","timestamp":1490391057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338444","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}