{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:04:16Z","timestamp":1725451456284},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338451","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["390–640MHz tunable oscillator based on phase interpolation with −120dBc\/Hz in-band noise"],"prefix":"10.1109","author":[{"given":"Xu","family":"Meng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lianhong","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fujiang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Huat","family":"Heng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.918166"},{"key":"ref6","first-page":"344","article-title":"A 14.2mW 2.55GHz-3 GHz cascaded PLL with reference injection, 800MHz delta sigma modulator and 255fsrms integrated jitter in 0.13 ?m CMOS","author":"park","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020231"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref2","first-page":"484","article-title":"A 39.1-to-41.6GHz DS fractional-N frequency synthesizer in 90nm CMOS","author":"pellerano","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with ?126 dBc inband phase noise and 0.15 PSrms jitter in 0.18 µm CMOS","author":"gao","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","start":{"date-parts":[[2015,9,28]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338451.pdf?arnumber=7338451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:10:58Z","timestamp":1490407858000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338451","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}