{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:57:11Z","timestamp":1730206631051,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338461","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A 0.04-mm&lt;sup&gt;2&lt;\/sup&gt; 0.9-mW 71-dB SNDR distributed modular AS ADC with VCO-based integrator and digital DAC calibration"],"prefix":"10.1109","author":[{"given":"Yeonam","family":"Yoon","sequence":"first","affiliation":[]},{"given":"Kyoungtae","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sungjin","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Long","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"2916","article-title":"16-mW 78-dB SNDR 10-MHz BW CT ADC using residue-cancelling VCO-based quantizer","volume":"47","author":"reddy","year":"2012","journal-title":"IEEE JSSC"},{"key":"ref3","first-page":"805","article-title":"A 12-bit 10-MHz bandwidth, continuous-time ?? ADC with a 5-Bit 950-MS\/s VCO-based quantizer","volume":"43","author":"straayer","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref6","first-page":"1","article-title":"A 75dB DR 50MHz BW 3rd order CT-?? modulator using VCO-based integrators","author":"young","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref5","first-page":"3344","article-title":"A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time ?? ADC with VCO-based integrator and quantizer implemented in 0.13 &#x00B5;m CMOS","volume":"44","author":"park","year":"2009","journal-title":"IEEE JSSC"},{"key":"ref8","first-page":"392","article-title":"A 72dB DR, CT ?? modulator using digitally estimated auxiliary DAC linearization achieving 88fJ\/conv-step in a 25 MHz BW","volume":"49","author":"kauffman","year":"2014","journal-title":"IEEE JSSC"},{"key":"ref7","first-page":"1","article-title":"A 1.8mW, 2MHz-BW 66.5dB-SNDR delta-sigma ADC using VCO-based integrators with intrinsic CLA","author":"lee","year":"2013","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref1","first-page":"983","article-title":"A reconfigurable mostly-digital ?? ADC with a worst-case FOM of 160dB","volume":"48","author":"taylor","year":"2013","journal-title":"IEEE JSSC"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","start":{"date-parts":[[2015,9,28]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338461.pdf?arnumber=7338461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:39:48Z","timestamp":1490409588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338461","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}